22nd edition PANIC Lisbon Portugal Particles and Nuclei International Conference

Development of the ATLAS Liquid Argon Calorimeter Readout Electronics for the HL-LHC

ATLAS....



ATLAS is a generalpurpose detector used to study particles produced by high-energy protonproton collisions at the LHC.

Calibration Board



Objective:

- Injects a pulse of known amplitude and shape directly on calorimeter cells for 128 channels
- Must cover full dynamic range: 320 mA, up to 7.5 V output: requires HV-CMOS

Status: Pulser and DAC ASICs CLAROCv3 Pulser ASIC

- Based on XFAB HV-CMOS 180 nm technology
- 4 calibration channels

LADOCv1 16-bit DAC ASIC

- Based on TSMC 130 nm CMOS technology
- 32-channels boards (CABANON) are being tested since June
- Final ASIC prototype planned for end of year

Preamplifier -Shaper

ATLAS

Objective:

- Amplifies and applies a CR-(RC)2 shaping function and splitting to 2 overlapping gains
- Large dynamic range: 10 mA for 25Ω channels and 2 mA for 50 Ω channels
- Noise: < 350 nA for 10 mA channels, <120 nA for 2 mA channels, INL < 0.2%

Status: ALFE1 ASIC

- Based on 130 nm CMOS technology
- TID tests demonstrated sufficient radiation tolerance

- Submitted for fabrication

ADC

Objective:

- Digitizes analog signals at 40 MHz on two gains
- 14-bit dynamic range with >11-bit precision

Status: COLUTAv3

- Fully custom based on 65 nm CMOS technology
- 40 MHz pipeline ADC with Multiplying DAC (MDAC) in combination with a 12-bit pipeline Successive Approximation Register (SAR) ADC
- Sine Wave ENOB vs Sine Wave Frequency ------5.0 7.5 10.0 12.5 Sine Wave Frequency [MHz]
- Achieves 11.7 and 11.3 Effective Number of Bits (ENOB) at 1 and 8 MHz respectively
- Meets power consumption and radiation hardness requirements

- COLUTAv4 design to be submitted by the end of summer 2021

... the LAr Calorimeter



- Consists of a Sampling Calorimeter with LAr as sampling medium.
- Signal amplified, shaped and digitized at 40 MHz.
- 182,500 channels.

Phase-II Upgrade

Ċ



LAr Timing System

Objective:

- Distributes Trigger, timing and control (TTC) signals to FEBs and Calibration boards

Status: LATOURNETTE

Maheyer J. Shroff

on behalf of the ATLAS Liquid Argon Calorimeter Group

... and the HL-LHC

The LHC is due to undergo the Phase-II Upgrade in 2025-2027 \implies HL-LHC.

Instantaneous luminosity up to

5 to 7 x nominal with $< \mu > \approx 140 - 200$.

An integrated luminosity of up to 4000 fb⁻¹ is

planned to be achieved after 12 years.

- One central and 12 matrix Cyclone10 GX FPGAs - Power tree of the board is designed - First PCBs being assembled

Front End Board

Objective:

- Integrates PA/S, ADC and optical links

Ċ

- 1 FEB2 board handles 128 channels

Status: Prototype - Analogue testboard

- 2 channels with Pre-Prototype ASICs
- Full readout chain working



LAr Signal Processor

Objective:

- to 1024 channels at up to 1.8 Tbps Processor and to the fFEX at up to 1 Tbps 60 Gbps upon receiving a trigger accept Status: LASP Board

- Receives digitized waveform from 8 FEB2s - Determines energy and timing of signals for up - Output data at 200 Gbps to the Global Event - Sends data, energy and timing to the DAQ at



- Implemented using 2 Intel Stratix-10 FPGAs Test board design complete and Power DC simulation done
- First fully assembled boards expected by end of Summer 2021





- To differentiate signal from noise, higher granularity shower information needs to be sent to the trigger. - ATLAS TDAQ system will evolve to a trigger rate of 1 MHz High Radiation dose to front-end electronics.
- As a result, the LAr Calorimeter readout needs to be upgraded as well.
- Requires new On- and Off-detector components for the LAr calorimeter (to feed trigger and DAQ systems)

Status: Prototype - FEB2 slice testboard

- 32 channels with updated ASICs - Functionality of full readout chain and multi-channel performance demonstrated with noise, sine wave, and pulse measurements
- Correlation of noise now within specification

LASP Firmware



- All FW components meet at least minimal entity design
- Successful injection of emulated ADC data with lpGBT/VTRX+ testboard
- Studies ongoing on the clock distribution as well as the resource segmentation

Picture References: <u>CERN-LHCC-2017-018</u>